UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/064,352	07/04/2002	Kuan-Chou Chen	MTKP0006USA	9618

27765 7590 02/08/2008

NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION
P.O. BOX 506
MERRIFIELD, VA 22116

EXAMINER	
CHIO, TAT CHI	

ART UNIT	PAPER NUMBER
2621	

NOTIFICATION DATE	DELIVERY MODE
02/08/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com
Patent.admin.uspto.Rcv@naipo.com
mis.ap.uspto@naipo.com.tw

Office Action Summary	Application No.	Applicant(s)	
	10/064,352	CHEN, KUAN-CHOU	
	Examiner	Art Unit	
	Tat Chi Chio	2621	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *13 December 2007*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-3,6-9,12 and 14-17* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-3,6-9,12 and 14-17* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 12/13/2007 has been entered.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1-3, 7-9, 12, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shim (5,970,208) in view of Romano et al. (5,586,306) and Yuen et al. (US 2003/0190138 A1).

Consider claim 1, Shim teaches a servo control (disk drive controller 400 of Fig. 4) and ECC decoder circuit (system decoder 210 of Fig. 4. ECC 230 is shown in Fig. 5 that is the detailed view of system decoder of Fig. 4) for controlling a removable media device to obtain encoded data from a removable media, and for performing a decoding process to obtain decoded data from the encoded data and storing the decoded data in an external memory (memory 320 of Fig. 4); a graphics decoding circuit (video decoder

620 and audio decoder 630 of Fig. 4) for decoding graphics data held in the external memory to generate video data and audio data; and a memory controller to provide read and write access to the external memory for both the servo control and ECC decoder circuit and the graphics decoding circuit (memory controller 508 of Fig. 5); a communications pathway electrically linking the Servo control and ECC decoder circuit with the graphics decoding circuit to permit the servo control and ECC decoder circuit and the graphics decoding circuit to exchange information (the wires between the disk drive controller and system decoder, and the wires between the system decoder and the video decoder Fig. 4, the wires allow the information to be exchanged among the various electronic components); wherein the graphics decoding circuit performs a graphics decoding process on the decoded data to generate the video data and audio data (video decoder 620 and audio decoder 630 of Fig. 4); but Shim does not teach the decoder circuit, the graphics decoding circuit, and the memory controller are either fabricated on a monolithic substrate or within a packaging substrate

Romano et al. teaches the decoder circuit, the graphics decoding circuit, and the memory controller are either fabricated on a monolithic substrate or within a packaging substrate (col. 3, lines 1-4, col. 6, lines 40-51 and 65-66). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to fabricate the removable media device driver and decoder circuit, the graphics decoding circuit and the memory controller on the monolithic substrate since monolithic integration provides advantages include: smaller size, greater functionality, lower power

requirement, improved reliability, tighter manufacturing tolerances, and simplified packaging.

However, Shim and Romano et al. do not teach the servo control and ECC decoder circuit further comprises a register accessible by the graphics decoding circuit that indicates the location of decoded data in the external memory.

Yuen et al. teach the servo control and ECC decoder circuit further comprises a register accessible by the graphics decoding circuit that indicates the location of decoded data in the external memory (directory controller of Fig. 5 and Fig. 6). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate a directory controller to indicate the location of the video program since the program directory will eliminate much of the frustration that has been felt for so long by so many users of tape devices ([0022]).

Consider claim 2, Shim teaches the electronic circuit, wherein the graphics decoding circuit utilizes the memory controller to store the video data in the external memory (col. 5, lines 53-58).

Consider claim 3, Shim teaches the electronic circuit further comprising video output circuitry for generating a video signal for an external display device according to the video data (monitor 960 of Fig. 4).

Consider claim 7, Shim teaches the electronic circuit wherein the servo control and ECC decoder circuit is adapted to decode data received from a digital video disk (DVD) removable media, or a compact disk (CD) removable media (col. 1, lines 7-10).

Consider claim 8, Shim teaches the electronic circuit wherein the servo control and ECC decoder circuit is adapted to control a DVD-type drive, or a CD-type drive (col. 1, lines 7-10).

Consider claim 9, Shim teaches teaches the electronic circuit of wherein the graphics decoding circuit performs a Moving Picture Experts Group (MPEG) type graphics decoding process to generate the video data (col. 1, lines 55-58).

Consider claim 12, Shim, Romano et al., and Yuen et al. teach an electronic circuit fabricated on a monolithic substrate, the circuit comprising: a servo control (disk drive controller 400 of Fig. 4 of Shim) and ECC decoder circuit (system decoder 210 of Fig. 4 of Shim. ECC 230 is shown in Fig. 5 of Shim that is the detailed view of system decoder of Fig. 4 of Shim) for controlling a removable media device to obtain encoded data from a removable media, and for performing a decoding process to obtain decoded data from the encoded data and storing the decoded data in an external memory (memory 320 of Fig. 4 of Shim);

a graphics decoding circuit (video decoder 620 and audio decoder 630 of Fig. 4 of Shim) for decoding graphics data held in the external memory to generate video data and audio data; and

a memory controller to provide read and write access to the external memory for both the servo control and ECC decoder circuit and the graphics decoding circuit (memory controller 508 of Fig. 5 of Shim);

a communications pathway electrically linking the Servo control and ECC decoder circuit with the graphics decoding circuit to permit the servo control and ECC

decoder circuit and the graphics decoding circuit to exchange information (the wires between the disk drive controller and system decoder, and the wires between the system decoder and the video decoder Fig. 4 of Shim, the wires allow the information to be exchanged among the various electronic components);

wherein the graphics decoding circuit performs a graphics decoding process on the decoded data to generate the video data and audio data (video decoder 620 and audio decoder 630 of Fig. 4 of Shim);

wherein the decoder circuit, the graphics decoding circuit, and the memory controller are either fabricated on a monolithic substrate (col. 3, lines 1-4, col. 6, lines 40-51 and 65-66 of Romano et al.);

wherein the servo control and ECC decoder circuit further comprises: a first register indicating a first storage location in the external memory for the encoded data from the removable media; a second register indicating a second storage location in the external memory for the decoded data which is decoded from the encoded data; and a third register indicating a size of the decoded data (directory controller of Fig. 5 and Fig. 6 of Yuen et al.).

Consider claim 14, Yuen et al. teach the electronic circuit wherein the second storage location overlaps the first storage location ([0875], since the controller adjusts the length due to overlap of programs, the programs overlap each other.)

4. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Shim (5,970,208) in view of Romano et al. (5,586,306) and Yuen et al. (US 2003/0190138 A1) as applied to claim 1 above, and further in view of Cho (US 6,859,614 B1).

Consider claim 6, Shim, Romano et al., and Yuen et al. teach all the limitations in claim 1 but do not explicitly teach the electronic circuit wherein the servo control and ECC decoder circuit comprises a signal to indicate to the graphics decoding circuit that newly decoded data is available in the external memory.

Cho teaches the electronic circuit wherein the servo control and ECC decoder circuit comprises a signal to indicate to the graphics decoding circuit that newly decoded data is available in the external memory (col. 6, lines 15-20). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to send a signal to notify the graphics decoding circuit that newly decoded data is available in the external memory to prevent possible overflow of the external memory.

5. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shim (5,970,208) in view of Romano et al. (5,586,306) and Yuen et al. (US 2003/0190138 A1) as applied to claims 1-4, 6-8, and 12 above, and further in view of Iwamura (5,838,876).

Consider claim 15, Shim and Romano et al. and Yuen et al. disclose all the limitations in claim 12, but fail to disclose the electronic circuit, wherein the graphics decoder circuit further comprises: a video head pointer indicating a first address where a newest video data is stored in the external memory; an audio head pointer indicating a second address where a newest audio data is stored in the external memory; a video tail pointer indicating a third address where an oldest video data is stored in the external memory; an audio tail pointer indicating a fourth address where an oldest audio data is stored in the external memory, wherein the video head pointer and the video tail pointer

constitute a video circular buffer in the external memory, and the audio head pointer and the audio tail pointer constitute an audio circular buffer in the external memory.

Iwamura teaches the electronic circuit, wherein the graphics decoder circuit further comprises: a video head pointer indicating a first address where a newest video data is stored in the external memory; an audio head pointer indicating a second address where a newest audio data is stored in the external memory; a video tail pointer indicating a third address where an oldest video data is stored in the external memory; an audio tail pointer indicating a fourth address where an oldest audio data is stored in the external memory, wherein the video head pointer and the video tail pointer constitute a video circular buffer in the external memory, and the audio head pointer and the audio tail pointer constitute an audio circular buffer in the external memory (col. 5, lines 29-50). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate a ring buffer in the external memory since the ring buffer provides fast and efficient access to data.

Consider claim 16, Iwamura further teaches the electronic circuit, wherein the graphics decoder circuit stops the graphics decoding process when either the video head pointer is about to write over the video tail pointer or the audio head pointer is about to write over the audio tail pointer, so as to prevent loss of the video data or the audio data respectively (col. 5, lines 55-56).

Consider claim 17, Iwamura further teaches the electronic circuit, wherein the graphics decoder circuit resumes the video tail pointer when the video tail pointer advances close enough to the video head pointer, or resumes the audio tail pointer

when the audio tail pointer advances close enough to the audio head pointer (col. 6, lines 7-9).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tat Chi Chio whose telephone number is (571) 272-9563. The examiner can normally be reached on Monday - Thursday 8:30 AM-6:00 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thai Tran can be reached on (571)-272-7382. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TCC

THAI Q. TRAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600